On the Semantics of Temporal Specifications of Component-Behavior for Dynamic Architectures

Diego Marmolser
Technical University of Munich
Email: diego.marmolser@tum.de

Abstract—In component-based design, temporal logic is a means to specify the temporal behavior of components. If these components are deployed to a dynamic architecture, they can be activated and deactivated over time. Thus, the traditional semantics of temporal specifications of component-behavior does no longer reflect the actual behavior of the components within such dynamic architectures. To address this problem, we provide an alternative semantics of temporal specifications of component-behavior for dynamic architectures, taking into account component activation and deactivation. We show soundness and relative completeness of our semantics w.r.t. the traditional one. The new semantics can then be used to support in the formal specification of dynamic architectures by separating the specification of component-behavior from other aspects such as component activation and architecture reconfiguration.

Index Terms—Dynamic Architectures, Temporal Logic, Formal Semantics

I. INTRODUCTION

In component-based development, the temporal behavior of components is often specified by means of temporal logic formulae over the components interface [1, 2, 3]. Consider, for example, a component $c_3$ with output port $o_1$ whose behavior is given by a temporal specification $\neg\Diamond (o_1 = 8)$, meaning that it outputs an 8 on its port $o_1$ at time-point 1 (assuming that time starts at 0).

Architectures are then specified by means of components and connections between their ports. Consider, for example, another component $c_2$ with input port $i_2$. An architecture $A$ can now be specified by a set of components containing $c_2$ and $c_3$, and a connection between the ports $i_2$ of component $c_2$ and $o_1$ of component $c_3$.

For these ‘static’ architectures, the original specification of temporal properties of single components remain valid for these components when they are deployed to an architecture. The original specification of component $c_3$, for example, is still valid for architecture $A$, i.e., $c_3$ will still output an 8 on its port $o_1$ at time-point 1, even if deployed to architecture $A$.

With the emergence of mobile computing, however, dynamic architectures became more and more important [4, 5, 6]. In such architectures, components can appear and disappear and connections can change, both over time. Consider, for example, the execution trace of a dynamic architecture depicted in Fig. 1. The figure shows the first three configurations of one possible execution of a dynamic architecture composed of three components $c_1$, $c_2$, and $c_3$.

For such architectures, the traditional interpretation of temporal specifications of the behavior of components is not valid anymore. For example, it is not clear, whether the trace in Fig. 1 actually fulfills the original specification of component $c_3$, since $c_3$ is not active at time-point 1 ($n = 1$).

What is the correct interpretation of temporal specifications of a component’s behavior when the component can be activated and deactivated over time?

This is indeed the question we are going to investigate in this paper. To answer it, we follow the approach depicted in Fig. 1. We first introduce the notion of behavior trace assertions, a language to specify the temporal behavior of components by means of linear temporal logic [7, 8]. Then, we provide two interpretations for it based on two different semantic domains: behavior traces and configuration traces. The former reflecting the traditional interpretation of temporal specifications for component-behavior, while the latter reflects an alternative interpretation of temporal specifications of component-behavior for dynamic architectures. Moreover, we provide a mapping $\Pi$ from the domain of configuration traces to the domain of behavior traces to extract the behavior of a single component out of a configuration trace. Finally, we show that the diagram in Fig. 1 commutes, i.e., that the alternative semantics for dynamic architectures indeed corresponds to the traditional interpretation when projected to a component’s behavior:

$\Pi_c(t) \xrightarrow{t} \gamma \iff t \xrightarrow{c} \gamma$

for assertion $\gamma$, component $c$, and configuration trace $t$. Thereby, we show soundness and (relative) completeness of our alternative interpretation for dynamic architectures w.r.t. the traditional interpretation.

Our alternative interpretation allows to interpret temporal specifications of component-behavior over dynamic architectures. Hence, it allows for separating the specification of component-behavior from other aspects, such as component activation and architecture reconfiguration, when specifying dynamic architectures. Thus, our results can be used to support in the specification of dynamic architectures.

![Figure 2. Behavior trace assertions with semantic domains.](image-url)
II. A MODEL OF DYNAMIC ARCHITECTURES

In [24] we introduce a model for dynamic architectures based on the notion of configuration traces. Our model is based on Broy’s FOCUS theory [3] and an adaptation of its dynamic extension [8]. In this section, we briefly summarize the main concepts of the model and extend it by the notion of behavior traces to model the behavior of single components.

A. Foundations: Ports, Valuations, and Components

In our model, components communicate by exchanging messages over ports. Thus, we assume the existence of sets $M$ and $P$ containing all messages and ports, respectively.

1) Port-valuations: Ports can be valued by messages. Roughly speaking, a valuation for a set of ports is an assignment of messages to each port.

   **Definition 1 (Port-valuation):** For a set of ports $P \subseteq P$, we denote by $\overline{P}$ the set of all possible port-valuations (PVs), formally:
   
   \[ \overline{P} \overset{\text{def}}{=} (P \rightarrow \wp(M)) . \]

   Moreover, we denote by $[p_1, p_2, \ldots \mapsto \{m_1\}, \{m_2\}, \ldots]$ the valuation of ports $p_1, p_2, \ldots$ with sets $\{m_1\}, \{m_2\}, \ldots$, respectively. For singleton sets we shall sometimes omit the set parentheses and simply write $[p_1, p_2, \ldots \mapsto m_1, m_2, \ldots]$.

   Note that in our model, ports can be valued by a set of messages, meaning that a component can send/receive no message, a single message, or multiple messages at each point in time.

2) Components: In our model, the basic unit of computation is a component. It consists of an identifier and a set of input and output ports. Thus, we assume the existence of set $C_{id}$ containing all component identifiers.

   **Definition 2 (Component):** A component is a triple $(id, I, O)$ consisting of:
   
   - a component identifier $id \in C_{id}$ and
   - two disjoint sets of input and output ports $I, O \subseteq P$.

   The set of all components is denoted by $C$. For a set of components $C \subseteq C$ we denote by:
   
   - $\text{in}(C) \overset{\text{def}}{=} \bigcup_{(id, I, O) \in C} \{id\} \times I$ the set of component input ports,
   - $\text{out}(C) \overset{\text{def}}{=} \bigcup_{(id, I, O) \in C} \{id\} \times O$ the set of component output ports,
   - $\text{port}(C) \overset{\text{def}}{=} \text{in}(C) \cup \text{out}(C)$ the set of all component ports, and

\begin{align*}
\text{id}(C) & \overset{\text{def}}{=} \bigcup_{(id, I, O) \in C} \{id\} \text{ the set of all component identifiers}. \\
\text{A set of components } C \subseteq C \text{ is called } \text{healthy} \text{ if a component is uniquely determined by its name:}
\end{align*}

\[ \forall (id, I, O), (id', I', O') \in C; \quad id = id' \implies I = I' \land O = O' . \]

For a set of component-ports $P \subseteq C_{id} \times P$, we denote by $\overline{P}$ the set of all possible component-port-valuations (CPVs), formally:

\[ \overline{P} \overset{\text{def}}{=} (P \rightarrow \wp(\wp(M))) . \]

B. Modeling Component-Behavior

A component’s behavior is modeled by a set of execution traces over the component’s interface.

**Definition 3 (Behavior trace):** A behavior trace (BT) for a component $(id, I, O)$ is a sequence $(I \times O)^\infty$. The set of all BTs for component $c$ is denoted by $B(c)$.

Note that a component’s behavior is actually modeled as a set of behavior traces, rather than just a single trace. This is to handle non-determinism for inputs to, as well as outputs from, components.

**Example 1 (Behavior trace):** In the following, we provide a possible BT for a component $c_3$ with two input ports $i_0$ and $i_1$, and two output ports $o_0$ and $o_1$: $[i_0, i_1, o_0, o_1 \mapsto X, 5, 9, \{8, 4\}, \{i_0, i_1, o_0, o_1 \mapsto B, T, B\}, \{2, 4\}, 7, \{3, 9\}, \ldots$.

C. Modeling Dynamic Architectures

Dynamic architectures are modeled as sets of configuration traces which are sequences over architecture configurations.

1) Architecture configurations: In our model, an architecture configuration connects ports of active components.

**Definition 4 (Architecture configuration):** An architecture configuration (AC) over a healthy set of components $C \subseteq C$ is a triple $(C', N, \mu)$, consisting of:

- a set of active components $C' \subseteq C$,
- a connection $N: \text{in}(C') \rightarrow \wp(\text{out}(C'))$, and
- a CPV $\mu \in \wp(\text{port}(C'))$.

We require connected ports to be consistent in their valuation, that is, if a component provides messages at its output port, these messages are transferred to the corresponding, connected input ports:

\[ \forall p_i \in \text{in}(C') : N(p_i) \neq \emptyset \implies \mu(p_i) = \bigcup_{p_o \in N(p_i)} \mu(p_o) . \]
The set of all possible ACs over a healthy set of components \( C \subseteq \mathcal{C} \) is denoted by \( \mathcal{K}(C) \).

Note that connection \( N \) is modeled as a set-valued, partial function from component input ports to component output ports, meaning that: (i) input/output ports can be connected to several output/input ports, respectively, and (ii) not every input/output port needs to be connected to an output/input port, respectively. Moreover, Eq. \( (2) \) requires all connected ports to be consistent in their valuation.

2) Configuration traces: A configuration trace consists of a series of configuration snapshots of an architecture during system execution. Note that in the following we denote with \( (E) \) the set of all infinite sequences over the elements of a set \( E \). Moreover, we denote with \( [C]^i = c_i \) (with \( 1 \leq i \leq n \)) the projection to the \( i \)-th component of an \( n \)-tuple \( C = (c_1, \ldots, c_n) \).

Definition 5 (Configuration trace): A configuration trace (CT) over a healthy set of components \( C \subseteq \mathcal{C} \) is a sequence \( (\mathcal{K}(C))^{\infty} \). The set of all CTs over \( C \) is denoted by \( \mathcal{R}(C) \).

A CT \( t \in \mathcal{R}(C) \) is called fair w.r.t. component \( c \in C \) if the component is guaranteed to be activated infinitely many times:

\[
\text{fair}(c, t) \overset{\text{def}}{=} \forall n \in \mathbb{N} \exists n' > n: c \in [t(n')]^1.
\] (3)

Example 2 (Configuration trace): Figure 2 shows the first three ACs of a possible CT. The first AC, \( t(0) = (C', N, \mu) \), e.g., consist of:

- components \( C' = \{C_1, C_2, C_3\} \), with:
  - \( C_1 = (c_1, \{i_0\}, \{o_0, o_1, o_2\}) \),
  - \( C_2 = (c_2, \{i_0, i_1, i_2\}, \{o_0\}) \), and
  - \( C_3 = (c_3, \{i_0, i_1\}, \{o_0, o_1\}) \);
- connection \( N \), with \( N((c_2, i_1)) = \{(c_1, o_1)\} \), \( N((c_3, i_1)) = \{(c_1, o_2)\} \), and \( N((c_2, i_2)) = \{(c_3, o_1)\} \); and
- valuation \( \mu = [(c_1, i_0), (c_1, o_0), (c_2, i_2), \ldots] \rightarrow 5, 9, [8, 4], \ldots \).

Note that a dynamic architecture is modeled as a set of CTs rather than just one single trace. Again, this allows for nondeterminism in inputs to an architecture as well as its reaction. Moreover, note that our notion of architecture is dynamic in the following sense: (i) components may appear and disappear over time and (ii) connections may change over time.

D. From Configuration Traces to Behavior Traces

In the following, we introduce the notion of projection to extract the behavior of a certain component out of a given CT. Note that in the following we denote with \( (E)^* \) the set of all finite and infinite sequences over the elements of a set \( E \). Moreover, for a sequence \( s \), we denote with \( s|n \) the subsequence of \( s \) up to its \( n \)-th element (excluding \( s(n) \)) and with \( s[:e] \) the sequence resulting from appending element \( e \) to \( s \).

Definition 6 (Projection): Given a (finite or infinite) CT \( t \in (\mathcal{K}(C))^* \) over a healthy set of components \( C \subseteq \mathcal{C} \). The projection to component \( c = (id, I, O) \in C \) is denoted by \( \Pi_c(t) \in (\mathcal{B}(c))^* \) and defined recursively by the following equations:

\[
\Pi_c(t|n) \overset{\text{def}}{=} \emptyset,
\]
\[
c \in [t(n)]^1 \implies \Pi_c(t|n+1) \overset{\text{def}}{=} \Pi_c(t|n) \cup \{\lambda p \in I \cup O : [t(n)]^1(id, p)\},
\]
\[
c \notin [t(n)]^1 \implies \Pi_c(t|n+1) \overset{\text{def}}{=} \Pi_c(t|n).
\]

Example 3 (Projection): Applying projection of component \( c_3 \) to the CT given by Ex. 2 results in a BT starting as described by Ex. 2.

III. SPECIFYING COMPONENT-BEHAVIOR

In the following we introduce the notion of behavior trace assertions, a language to specify component-behavior over a given interface specification. Then, we provide two interpretations thereof: the traditional one over behavior traces and an alternative one over configuration traces. Finally, we show soundness and (relative) completeness of our alternative semantics w.r.t. the traditional one.

A. Behavior Trace Assertions

Component-behavior can be specified by means of behavior trace assertions, i.e., temporal logic [13] formulae over behavior assertions. Behavior assertions, on the other hand, are used to specify a components state at a certain point in time. They are specified over a given interface specification.

1) Interface specifications: Interfaces declare a set of port identifiers and associate a sort with each port. Thus, in the following, we postulate the existence of the set of all port identifiers \( P_{id} \). Moreover, interfaces are specified over a given signature \( \Sigma = (S, F, B) \) consisting of a set of sorts \( S \), function symbols \( F \), and predicate symbols \( B \).

Definition 7 (Interface specification): An interface specification (IS) over a signature \( \Sigma = (S, F, B) \) is a triple \( (P_{in}, P_{out}, \lambda p) \), consisting of:

- two disjoint sets of input and output port identifiers \( P_{in}, P_{out} \subseteq P_{id} \),
- a mapping \( \lambda p : P_{in} \cup P_{out} \rightarrow \Sigma \) assigning a sort to each port identifier.

The set of all interface specifications over signature \( \Sigma \) is denoted by \( SI(\Sigma) \).

2) Behavior assertions: Behavior assertions specify a component’s state (i.e.: valuations of its ports with messages) at a certain point in time. In the following, we are not going into the details of how to specify such assertions, rather, we assume the existence of a set containing all type-compatible behavior assertions over a given interface specification.

Definition 8 (Behavior assertions): Given IS \( S_i = (P_{in}, P_{out}, \lambda p) \) over signature \( \Sigma = (S, F, B) \) and family of variables \( V = (V_s)_{s \in S} \) with variables \( V_s \) for each sort \( s \in S \). With \( \mathcal{V}_S(S_i) \) we denote the set of all type-compatible (w.r.t. \( \lambda p \)) behavior assertions (BAs) for \( S_i \), \( \Sigma \), and \( V \).
a) Algebras and variable assignments: A BA is always interpreted over a given algebra for the signature used in the corresponding IS. Thus, in the following, we denote by $\mathcal{A}(\Sigma)$ the set of all algebras $(S', F', B', \alpha, \beta, \gamma)$ for signature $\Sigma = (S, F, B)$, consisting of sets $S'$, functions $F'$, predicates $B'$, and corresponding interpretations $\alpha: S \rightarrow S'$, $\beta: F \rightarrow F'$, and $\gamma$: $B \rightarrow B'$. Moreover, with $I_A$ we denote the set of all variable assignments (VAs) $i = (i_s)_{s \in S}$ (with $i_s: V_s \rightarrow \alpha(s)$ for each $s \in S$) for a family of variables $V = (V_s)_{s \in S}$ in an algebra $A$.

b) Semantics of behavior assertions: In the following we define the semantics of BAs. We denote which CPVs and which ACs satisfy a given BA. Note that in the following we denote with $A \not\to B$ the set of bijection functions from set $A$ to set $B$.

Definition 9 (Behavior assertions: semantics): Given interface specification $S_i = (P_m, P_{out}, I^p)$ in $S_i(\Sigma)$, a healthy set of components $C \subseteq C$, component $c = (id, I, O) \in C$, algebra $A \in \mathcal{A}(\Sigma)$, and VA $i = (i_s)_{s \in S} \in I_A$. We denote with $\mu b|^{(\delta, \delta'')} (\gamma)$ that $\mu \in I \cup O$ satisfies $B \gamma \in \varphi^v_S(S_i)$ for port-interpretations (PIs) $\delta': I \leftrightarrow P_m$ and $\delta'': O \leftrightarrow P_{out}$. Moreover, we denote with $k|^{(\sigma, \sigma', \sigma'')} (\gamma)$ that $k \in K(C)$ satisfies $B \gamma \in \varphi^v_S(S_i)$ for $\delta'$ and $\delta''$, respectively. For $B \gamma \in \varphi^v_S(S_i)$, we require the following property for the satisfaction relations:

$$\forall \mu \in I \cup O: \mu(p) = [k]^3(id, p) \quad \mu \in I \cup O, k \in K(C).$$

Note that we do not provide an explicit definition of the corresponding satisfaction relations in this text. Rather, with Eq. (4), we provide a sufficient property which characterizes possible satisfaction relations: Roughly speaking, for a valuation $\mu$ of the ports of a component $c$ and an AC $k$, which assigns the same messages to the ports of component $c$ as $\mu$ does, we require that $k$ fulfills a BA $\gamma$ whenever $k$ fulfills $\gamma$.

3) Behavior trace assertions: Behavior trace assertions are a means to specify a component’s behavior in terms of temporal specifications over BAs.

Definition 10 (Behavior trace assertions): For a family of variables $V = (V_s)_{s \in S}$, rigid variables $V' = (V'_s)_{s \in S}$, the set of all behavior trace assertions (BTAs) for IS $S_i \in S_i(\Sigma)$ is given by $\varphi^{vV'}(S_i)$ and defined inductively by the equations provided in Fig. B.\footnote{Variables whose value is fixed for the whole execution.}
(t,n) \models^{(c,d',\delta')} (A_{r',o}) \iff \forall i \geq n: (c \in (t(i))^1)
  \land \exists i \geq k \geq n: c \notin (t(k))^1
  \Rightarrow \exists \xi \in \Gamma^+(\xi)\models (t,k) \models^{(c,d',\delta')} (A_{r',o})\phi
  \text{for } \phi \in V^+(\Sigma).
\end{equation}

\begin{figure}[h]
\centering
\includegraphics[width=\textwidth]{figure.png}
\caption{Recursive definition of satisfaction relation for configuration traces.}
\end{figure}

For each configuration trace \( t \in \mathcal{T}(C) \), BTA \( \gamma \in \varphi^+(\Sigma) \) and point in time \( n \in \mathbb{N} \), such that \( \forall m > n: c \notin (t(m))^1 \), we have:
\begin{equation}
(t,n) \models^{(c,d',\delta')} (A_{r',o})\gamma
\end{equation}

D. Soundness of Dynamic Interpretation

In the following, we provide an important property to ensure soundness of Def. 2. It ensures that every behavior specification which holds for the traditional interpretation is also true for our alternative one. Note that we denote with \( s \circ s' \) the concatenation of a sequences \( s \) with a sequence \( s' \).

\textbf{Lemma 2:} Given IS \( S_i = (P_{in}, P_{out}, t') \in S_i(\Sigma) \), a healthy set of components \( C \subseteq C \), component \( c = (id, I, O) \in C \), algebra \( A \in A(\Sigma) \), VA \( t' = (t'_s)_{s \in S} \) and with \( t'_s: t'_s \to \alpha(s) \) for each sort \( s \in S \), and for each \( i \in \mathbb{N} \), we have:
\begin{equation}
(i,n) \models^{(c,d',\delta')} (A_{r',o})\gamma
\end{equation}

E. Completeness of Dynamic Interpretation

The forward direction of Thm. 1 does not hold, in general, i.e., not every formula which holds in our alternative interpretation is true in the traditional one.

\textbf{Example 4 (Why does the forward direction not hold?):} Consider a healthy set of components \( C \subseteq C \), CTs \( t \in \mathcal{T}(C) \), and component \( c \in C \), such that \( \forall n \in \mathbb{N}: c \notin (t^n)^1 \).
According to Def. 2, \( t \models^{(c,d')} (A_r,o)\gamma \) is vacuously true.

On the other hand, \( \Pi_c(t) \models^{(c,d')} (A_r,o)\gamma \) is obviously false according to Def. 1.

Thus, our alternative semantics is not complete, in general. Nevertheless, it can be shown, that it is indeed complete for fair configuration traces.

\textbf{Lemma 3:} Given IS \( S_i = (P_{in}, P_{out}, t') \in S_i(\Sigma) \), a healthy set of components \( C \subseteq C \), component \( c = (id, I, O) \in C \), algebra \( A \in A(\Sigma) \), VA \( t' = (t'_s)_{s \in S} \) with \( t'_s: t'_s \to \alpha(s) \) for each sort \( s \in S \), and for each \( i \in \mathbb{N} \), we have:
\begin{equation}
(i,n) \models^{(c,d',\delta')} (A_{r',o})\gamma
\end{equation}

The final property is now a direct consequence of Lem. 2.

\textbf{Theorem 2 (Relative completeness):} Given IS \( S_i = (P_{in}, P_{out}, t') \in S_i(\Sigma) \), a healthy set of components \( C \subseteq C \), component \( c = (id, I, O) \in C \), algebra \( A \in A(\Sigma) \), VA \( t' = (t'_s)_{s \in S} \) with \( t'_s: t'_s \to \alpha(s) \) for each sort \( s \in S \), and for each \( i \in \mathbb{N} \), we have:
\begin{equation}
(t,n) \models^{(c,d',\delta')} (A_{r',o})\gamma
\end{equation}

IV. RELATED WORK

Related work can be found in applications of temporal logics for the specification of dynamic architectures as well as in works providing different semantic interpretations to temporal specifications.

A. Temporal Logics for the Specification of Dynamic Architectures

Over the last years, some approaches emerged which apply Temporal Logics to the specification of Dynamic Architectures. Aguirre and Maibaum [11] provide an approach to specify properties of dynamic architectures by means of temporal-logic formulas. Dormoy et. al. [8] provide a temporal logic for dynamic reconfiguration called FTPL. FTPL allows for the specification of component architecture evolution which is modeled by a transition system over architecture configurations and so-called evolution operations. Recently, Fiadeiro and Lopes [11] provide an approach based on an abstract notion of state and configuration. Finally, Castro et. al [8] provide a category-theoretic approach to provide semantics to specification of component-behavior in dynamic architectures.

While all of these approaches use temporal logic for the specification of component-behavior, to the best of our
knowledge, there is no work which studies the semantics of temporal specifications of component-behavior in terms of dynamic architectures. Thus, with our work we actually complement these approaches by providing a detailed (and verified) interpretation of the semantics of specifications of component-behavior for dynamic architectures.

B. Semantics of Temporal Logics

Another area of related work is formed by work studying different semantics for temporal specifications. One of the first studies in this area is provided by Emerson [2]. In this work, the author classifies various semantics for temporal specifications based on constraints they impose on the allowable set of computation paths. More recently, Bozzelli [4] studies the relationship between two interpretations of temporal specifications: hyper and epistemic temporal logic interpretations. Thereby they unify KCTL* (an extension of CTL* [10]) and HyperCTL*. Finally, Krishna et al. [12] provide a good overview of various timed interpretations of temporal specifications.

While all these studies investigate different semantics for temporal specifications, to the best of our knowledge, this work is the first attempt to study the semantics of temporal specifications for dynamic architectures.

V. Conclusion

With this article we provide an interpretation of temporal specifications of component-behavior for dynamic architectures. Thus, the major contributions can be summarized as follows: (i) We extend our model of dynamic architectures introduced in [44] by the notion of behavior traces to model behavior of single components. Thereby we introduce and study an operator to extract the behavior of single components out of a given configuration trace. (ii) We introduce the notion of behavior trace assertions to specify the behavior of single components. (iii) We provide two interpretations thereof for two different semantic domains: the domain of behavior traces resembling the traditional interpretation of temporal specifications over components and the domain of configuration traces resembling an alternative interpretation for dynamic architectures. (iv) We show soundness of our alternative interpretation w.r.t. the traditional interpretation. (v) Finally, we show completeness for fair configuration traces (i.e., configuration traces in which a component is guaranteed to be activated infinitely many times).

Our results allow to interpret temporal specifications of component-behavior over dynamic architectures. Thus, they can be used to support in the specification of such architectures by allowing to separate the specification of component-behavior from other aspects such as component activation and architecture reconfiguration. To further support the verification of dynamic architectures, future work should investigate reasoning about component-behavior in a dynamic context with the aim to develop a calculus for such architectures.

Acknowledgments: We would like to thank Manfred Broe, Mario Geiersch, Vasileios Kontsoumpas, and all the anonymous reviewers of TASE 2017 for their comments and helpful suggestions on earlier versions of the paper. This work was partially funded by the German Federal Ministry of Education and Research (BMBF) under grant “01IS16043A”.

REFERENCES


